Intel's silicon future

Intel's silicon future

In this video Paul Otellini lays out the current state of Intel's silicon operations to shareholders at the company's annual Investor Day in Santa Clara.

Related Posts with Thumbnails

0 Reactions:

Write a Comment!

links to this post!

(Blog this post!)

Useful Links

Add your link here for $45/M

Popular Tags

10Tbps (1)

1394 (1)

1G (1)

22nm (4)

28nm (1)

2G (2)

2G Transitional (1)

300mm (1)

32nm (2)

3D Design (1)

3G (8)

3G Transitional (1)

450mm (2)

45nm (2)

4G (10)

A4 (1)

accuracy (1)

Acknowledgement (1)

Acquisitions (2)

Add your resume (1)

Advertising (2)

Agloco (1)

Agreement (1)

Alcatel-Lucent (2)

Alerts (1)

Algorithms (5)

Altair (1)

Altium (1)

AMBA (1)

AMD (1)

AMS (1)

Analog (1)

Analysis (3)

Analysts (1)

Android (4)

Announcements (1)

ANSYS (1)

Apple (3)

Application Note (3)

Architecture (2)

Area (1)

Arithmetic (1)

ARM (3)

ARP (2)

Arrival Times (1)

Articles (1)

ASIC (10)

ASIP (1)

At-speed (1)

Atom (2)

Auction (2)

Automotive (2)

Avago Technologies (1)

AVM (1)

Backend (1)

Bangalore (5)

Baseband (1)

Basestations (1)

Behavioral (2)

Benefits (1)

Best Practices (4)

Better Techniques (1)

Birthday (1)

Black box testing (5)

Blogging (1)

Blue Angels (1)

Blue Wonder (1)

Board Design (1)

Boing Boing (1)

Books (3)

Boom (1)

Bounded Clock Skew (2)

Breakthrough (13)

broadcom (4)

Browsers (1)

Budget (1)

Buffers (1)

Burglar Alarm (1)

BUS (1)

Business (2)

Business and Marketing (1)

C++ (3)

C-to-VHDL (1)

cadence (5)

Calendar (1)

Carbon (1)

Career (9)

Cars (1)

Case analysis (1)

CDC (2)

CEO's (1)

CES (1)

Challenges (1)

Chargers (1)

Charging (1)

charts (1)

Cheap (1)

Cheap Alternatives (1)

Checklists (1)

Chemistry (1)

China (1)

Chip (1)

Chip Art (1)

Chip Estimation (1)

Chip Market (1)

Chronology (1)

circuit-level (1)

cJTAG (1)

Clock Mesh (1)

Clock Networks (2)

Clock Skew (3)

Clock Trees (1)

Clubs (1)

Cluster (1)

CMOS (3)

Coarse grain (1)

Code Reviews (1)

Codevelopment (1)

Coding (8)

Coding Guidelines (8)

Comments (1)

Communication Infrastructure (1)

Communication Skills (7)

Company Ranking (2)

Compatibility (1)

Complaints (1)

Complexity (1)

Computer Architecture (1)

Computing (1)

Conferences (6)

Configuration Management (1)

consolidation (1)

Consumer Electronics (2)

Contract (1)

Contributions (1)

Copper (1)

Copyright (1)

Core (1)

Cost (2)

Counseling (1)

Coupons (1)

Course (2)

Coverage Analysis (2)

CoWare (1)

CPLD (1)

CRC (3)

Creativity (1)

Crosstalk (1)

Cycle based simulation (1)

Cycle Simulation (1)

Cyclic Redundancy Check (1)

DAC 2008 (2)

Data Management (1)

DataFlow (1)

DDR (2)

DDR2 (1)

DDR3 (1)

Deals (1)

Debates and Discussions (2)

Debugging (7)

Debussy (1)

deep chip (1)

Default Path (1)

Delays (2)

DELO (1)

Demo (1)

Design (16)

Design Compiler (1)

Design Rules (1)

DesignCon 2008 (1)

DFM (1)

DFT (7)

DFY (1)

Diagnostics (1)

Digital (2)

Digital Abstraction (1)

Digital Electronics (2)

Digital Signal Processing (2)

Digital Systems (1)

Disclaimer (2)

Discussion Forum (2)

Displays (1)

DLL (1)

DNA (1)

Downloads (1)

DRAM (2)

DS28CN01 (1)

DS28E01 (1)

DSL (1)

Duke (1)

DVclub (1)

DVCon (2)

DVFS (2)

e (4)

E-Books (11)

e-verification (2)

ECO (1)

Economic Crisis (2)

Economics (4)

Economics of Test (4)

EDA (5)

EDA Tools (13)

Editorial (1)

EDN (1)

EETimes (3)

EEWeb (1)

Ego (1)

Embedded (6)

Emerging Markets (1)

Emulation (2)

Enabling Technologies (1)

Energy (3)

Energy Management (1)

Engineering Legacy (1)

Enhancements (1)

EquivalenceChecking (2)

Ethernet (1)

Europe (1)

Event Driven Simulation (1)

Events (3)

Fab (2)

FabFi (2)

Fabless (1)

Facebook (1)

Failures (1)

False Path (2)

Faults (1)

Feature (1)

Featured (1)

Features (1)

Fedora (1)

Femtocell (2)

Fiber (1)

Field Trials (2)

Fifo (1)

Finance (1)

Fine grain (1)

Fixed-point (1)

Flash Memories (2)

Flexible Electronics (1)

Flipflop (1)

Floating-point (1)

Flow (2)

FMEA (2)

For Loop (1)

Forecast (1)

Forecats (1)

Formal Verification (4)

FPGA (10)

Framework (1)

Fraud (1)

free (8)

Free scripts (1)

Free Tools (2)

Freelance (1)

Freeware (1)

Frequency (3)

FSM (1)

Full Time (1)

functional (1)

Funny (1)

Gadgets (3)

Gaps (1)

gate-level simulation (2)

Gated clocks (4)

gates (2)

Gawker (1)

GCD (1)

Genealogy (1)

General (1)

Genius (1)

Georgia Tech (1)

Glitch (3)

GlobalFoundries (1)

GLS (3)

Glue Logic (2)

Google (1)

Google Group (1)

Greetings (1)

Grid (1)

Growth (1)

Guidelines (4)

Guides (1)

Hacked (1)

Hacks (1)

Hall of Fame (1)

Hard Macro (1)

Hardware (3)

Hazards (2)

HDLC (1)

HDMI (1)

HEAC (1)

Healthcare (1)

Henkel (1)

Hertz (1)

High Def (1)

High Speed (1)

High-k (1)

History (2)

HLS (1)

Hobbyists (1)

Hold (4)

Home (1)

HP (1)

HSDPA (1)

HVL (1)

Hynix Semiconductor (1)

I have something to explain (4)

I2C (2)

IBM (5)

IC Market (1)

IDE (1)

IEEE (4)

IIT (1)

Implants (1)

India (12)

Infineon (12)

Info (1)

Information (3)

Innovation (2)

Inquirer (1)

Insight (1)

Integration (2)

Intel (26)

Intel Labs (2)

Intelligent (1)

Interconnect (1)

Interface (1)

Interrupts (1)

Interview Questions (124)

Interviews (2)

Introduction (1)

Investments (1)

IOS (1)

IOS5 (1)

IP (6)

iPad (2)

iPhone (3)

IPTV (1)

IR drop (1)

Itanium (1)

ITC (1)

Jitter (1)

Job cuts (2)

Jobs (17)

John Foley (1)

Kitchen (1)

Kits (1)

Languages (1)

Latch (2)

Latency (1)

Lava (2)

Lawsuits (1)

Layoffs (3)

Lectures (1)

LED (1)

Libelium (1)

Libraries (1)

Lifetime Achievements (1)

Lighting (1)

LinkedIn (1)

Links (5)

Linting (1)

Listing (1)

Logic (1)

Logic Circuits (1)

Logic Density (1)

Low Cost Phones (2)

Low Power (22)

LTE (8)

Macros (1)

Magma (1)

Manufacturing (1)

Markets (3)

MBIST (1)

Measurement (1)

Medfield (3)

Medical (1)

Medical Solutions (1)

Memories (7)

Memory Faults (2)

Memory Management (1)

Memory Patterns (1)

Memory Types (1)

mentor graphics (3)

Metal (1)

Metastability (2)

Methodology (4)

Microcontrollers (1)

Military (1)

MIPI (1)

MIPS (1)

Misc (3)

Missing (1)

MIT (1)

Mixed Signal (2)

Mobile (1)

Mobile Phone (2)

Mobile TV (1)

Modelling (2)

Models (3)

Modelsim (2)

Moore's Law (2)

Moorestown (1)

Motivational speaking (1)

Multi Play (1)

Multi-Vt (1)

Multicore (2)

Multiplication (1)

Multiprocessing (1)

Multiprocessors (2)

Mumbai (1)

MUSIC (1)

mux (2)

N8 (1)

Nand (1)

NAND Flash (2)

Nanoscale (1)

National Semiconductor (1)

Negative Feedback (1)

Negative hold time (2)

Netlist (2)

Networking (2)

Neural Networks (1)

New (1)

New Technologies (1)

New York (1)

News (36)

Newsletter (1)

Nokia (4)

Non-Volatile (1)

Nor (2)

NOR Flash (2)

Nvidia (1)

NXP (1)

Oak Trail (1)

OCV (1)

OEM (1)

Ofcom (1)

OLED (1)

Open Questions (1)

Open-Source (4)

OpenPICUS (2)

Opinions (3)

Optical Shrink (1)

Optical Switching (1)

Optimization (2)

Oracle (1)

Other Jobs (1)

Ovi (1)

PA semi (1)

papers (16)

Passion (1)

Patents (1)

PCI Express (2)

PCI-e (1)

PCSE (1)

Performance (4)

Personal (1)

Perspectives (1)

Phones (3)

Photovoltaics (1)

Physical Design (14)

Physics (1)

Pipelining (1)

Piracy (2)

Place and Route (1)

Planning (1)

PLL (3)

Podcast (1)

Poleysilicon (1)

Policies (1)

Poll (1)

Power (6)

Power Analysis (1)

Power Gating (3)

Power Supplies (1)

Power7 (1)

Presentations (1)

Press Passes (2)

Press Release (6)

PrimeTime (1)

Printed Electronics (1)

Printing (1)

Prizes (1)

Process (2)

Process Variation (1)

Process Variations (1)

Processor cores (1)

Processors (5)

Profiles (1)

Programming (1)

Project Management (3)

Projects (4)

Prosthetics (1)

Prototype (1)

Prototyping (1)

Qualcomm (2)

Quality Management (2)

Quantum Chips (1)

Questa (1)

Questions (1)

Quotes (1)

R.I.P (1)

Rambus (1)

RARP (1)

Re-Timing (3)

References (1)

Reliability (1)

Remapping (1)

Requirements (2)

Research (3)

Resources (1)

Resume (2)

Retention (1)

Reverse Engineering (1)

Review (1)

Richard Feynman (1)

Risks (1)

Robotics (1)

RoHS (1)

Romba (1)

Routing (2)

RTL (9)

S/PDIF (1)

SaaS (1)

Salary Survey (3)

Satisfaction (1)

Schedules (1)

School (1)

scripts (1)

Search (1)

Seasons Greetings (1)

Self Esteem (1)

Semicoductor (4)

Seminars (8)

Sensor Networks (1)

Sequential Circuits (2)

Serial Flash (1)

Services (1)

sessions (1)

Setup (3)

Share (1)

Shareware (1)

short path (1)

Signs (1)

Silicon (2)

Silicon Labs (1)

Simulation (3)

simulations (2)

Site of the day (1)

Size. Transistor Size (1)

Sizing (1)

skew (2)

Skills (3)

Skype (1)

Slack (1)

Smart Phones (4)

SMARTi (1)

Snapdragon (1)

SNUG (2)

SOC (6)

Soft Macro (1)

Soft Skills (1)

Software (5)

Solar Cells (2)

Solutions (1)

Spark (1)

Specifications (1)

Specman (2)

Spectrum (1)

Speed Records (1)

SPICE (1)

SPIRIT (1)

Sponsored (1)

Sponsors (2)

Square root (1)

SRAM (1)

State Machines (2)

static timing analysis (7)

Statistical Timing Analysis (3)

Steve Jobs (1)

Stoke (1)

Sub-Atom (1)

Subsystems (1)

Success (2)

Sun Microsystems (1)

Supercomputers (1)

SupportNet (1)

Survey (1)

Symmetrical Clock Routing (1)

Synchronization (3)

Synopsys (3)

Synthesis (9)

Sysdsoft (1)

System Level (2)

System Verilog (1)

SystemC (4)

Systems (3)

Tablet (1)

Tabula (1)

TATA (1)

TAU 2008 (1)

TCL (1)

TCL for EDA (1)

TCP (1)

Teaching (1)

Teams (1)

Tech Talk (1)

Technical (1)

Technical Leadership (2)

Technology (5)

Technology Mapping (1)

Technology Review (1)

TechOnline (42)

Telecommunication (1)

Telecommuting (1)

Tensilica (1)

Terra Barrier (1)

Terrorism (1)

Test (1)

Test bench (1)

Testing (7)

Texas Instruments(TI) (1)

Thanks (1)

Theorem proving (1)

TI (2)

Timing (10)

Tips and Tricks (3)

TOC (2)

Tools (4)

Top 10 (5)

Top 25 (1)

Topics (1)

Toyota (1)

Training (1)

Transaction Modelling (1)

transistor-level (1)

Transport delay / Inertial Delay (1)

Trends (1)

Triple Play (1)

Tristate (1)

True Story (1)

Tutorials (2)

Twitter (1)

UK (1)

unit delay simulation (1)

University (2)

Updates (6)

USB (1)

USB 3.0 (1)

Validation (1)

Verdi (1)

Verification (27)

Verification Plan (1)

Verilog (15)

Verilog Tutorial (3)

VHDL (21)

VHDL Coding Guidelines (7)

Video Lectures (2)

View Jobs (1)

VIP (1)

Virtualization (2)

Vision (1)

VITAL (1)

VLIW (1)

VLSI (3)

vlsi chip design (1)

VLSI Conference (4)

VLSI Society of India (1)

VLSI Technology Symposium (1)

VN-Cover (2)

VoIP (1)

Walk-ins (1)

WebCasts (6)

Webinars (4)

Websites (1)

what will not work (2)

what will work (2)

White box testing (1)

White Papers (10)

Why Subscribe (1)

WiFi (3)

WiMAX (2)

Wire Length Models (1)

Wire load (1)

Wireless (9)

Wishes (6)

Wizards (1)

Words of Wisdom (23)

Work/Life Balance (1)

Workplace (3)

World Records (1)

Writing (1)

X900 (1)

Xeon (1)

XOLO (2)

Xor (1)

XVGA (1)

Youngest (1)

ZTE (1)