Go to home | Go to sidebar

Advertise with us (Updated!) | Mobile Version | Who links Here? | Contact Us | Disclaimer

Save to del.icio.us with 0 other readers!

The Digital Electronics Blog

A TECHlog on Electronics, Semiconductors, Gadgets and more...

Subscribe to our feeds! or get all our updates via Email !

Download FREE E-BOOKS and PUBLICATIONS by subscribing to our RSS Feeds! How to subscribe to RSS Feeds?

Something missing? Suggest a topic or join us to write your own!

Subscribe to: Post Comments (Atom)

Guides for Writing and Presentations and References

Guide to Better Writing
Guide to Better Presentations
Check-list for Writing
Examples of IEEE References (pdf)
IEEE-CS Proceedings Guidelines
IEEE Transactions Guidelines (pdf)

By Aarthi Chinappa Posted on Tuesday, April 21, 2009
1 Reactions | Blog this! | Email to friend!
Print this post! | Categories: Guidelines, Guides, Presentations, Writing

1 Reactions:

white noise said on 6:16 PM, May 06, 2009 : nice guide

Write a Comment!

Websites/Blogs linking to this post!

(Blog this post!)

Newer Post | Home | Older Post

Posts (via FeedBurner)
Comments (via RSS)
Free SMS Alerts (via GOOGLE)

Tweets

Followers

Popular Categories

3G (2)

45nm (1)

accuracy (1)

Acknowledgement (1)

Advertising (1)

Agloco (1)

Agreement (1)

Algorithms (3)

AMBA (1)

AMD (1)

Announcements (1)

Architecture (2)

Area (1)

Arithmetic (2)

ARM (1)

ARP (2)

Arrival Times (1)

ASIC (6)

Avago Technologies (1)

Bangalore (1)

Behavioral (2)

Benefits (1)

Black box testing (5)

Board Design (1)

Books (2)

Breakthrough (7)

broadcom (2)

Buffers (1)

BUS (1)

Business and Marketing (1)

cadence (2)

Calendar (1)

Career (7)

Case analysis (1)

CEO's (1)

Chargers (1)

Charging (1)

Chip Art (1)

Chip Estimation (1)

Chronology (1)

circuit-level (1)

CMOS (3)

Coarse grain (1)

Coding (13)

Coding Guidelines (7)

Comments (1)

Communication Skills (4)

Company Ranking (2)

Computer Architecture (1)

Conferences (5)

consolidation (1)

Contamination Delay (1)

Contributions (1)

Course (2)

CoWare (1)

CPLD (1)

Creativity (1)

Cycle based simulation (1)

Cycle Simulation (1)

DAC 2008 (2)

DataFlow (1)

DDR (1)

DDR2 (1)

DDR3 (1)

Debates and Discussions (2)

deep chip (1)

Default Path (1)

Delays (2)

Design (15)

DesignCon 2008 (1)

DFT (6)

Digital (3)

Digital Abstraction (2)

Digital Design (1)

Digital Electronics (1)

Disclaimer (1)

Discussion Forum (1)

DLL (1)

DVCon (1)

DVFS (2)

e (1)

E-Books (11)

e-verification (1)

ECO (1)

Economic Crisis (2)

Economics (4)

Economics of Test (4)

EDA (3)

Editorial (1)

Embedded (2)

Emerging Markets (1)

Engineering Legacy (1)

Enhancements (1)

EquivalenceChecking (1)

Ethernet (1)

Event Driven Simulation (1)

Events (3)

False Path (1)

Feature (1)

Features (1)

Fedora (1)

Field Trials (1)

Fifo (2)

Finance (1)

Fine grain (1)

Flash Memories (2)

Flipflop (1)

Flow (1)

FMEA (2)

For Loop (1)

Forecats (1)

Formal Verification (2)

FPGA (6)

Fraud (1)

free (5)

Free scripts (1)

Free Tools (2)

Freelance (1)

Freeware (1)

Frequency (2)

FSM (5)

functional (1)

Gadgets (1)

Gaps (1)

gate-level simulation (2)

Gated clocks (4)

gates (2)

GCD (1)

General (1)

Genius (1)

Glitch (2)

GLS (3)

Glue Logic (2)

Google Group (1)

Greetings (1)

Guidelines (4)

Guides (1)

Hall of Fame (1)

Hard Macro (1)

Hazards (2)

HDLC (1)

High-k (1)

History (2)

Hold (4)

Hughes Networks (1)

HVL (1)

Hynix Semiconductor (1)

I have something to explain (4)

I2C (2)

IEEE (2)

Implants (1)

India (8)

Infineon (5)

Info (1)

Insight (1)

Intel (6)

Intelligent (1)

Interconnect (1)

Interrupts (1)

Interview (61)

Interview Question (36)

Introduction (1)

Investments (1)

IP (3)

iPhone (1)

IPTV (1)

ITC (1)

Jitter (1)

Job cuts (2)

Jobs (7)

Latch (2)

Latency (1)

Layoffs (3)

Lifetime Achievements (1)

Links (4)

Linting (1)

Listing (1)

Logic (1)

Logic Density (1)

Logic Design (2)

Low Cost Phones (1)

Low Power (14)

LTE (1)

Macros (1)

Manufacturing (1)

Markets (3)

MBIST (1)

Medical (1)

Medical Solutions (1)

Memories (6)

Memory Faults (1)

Memory Patterns (1)

Memory Types (1)

mentor graphics (1)

Metal (1)

Metastability (2)

Methodology (1)

Misc (3)

Missing (1)

Mobile TV (1)

Modelling (1)

Models (3)

Moore's Law (1)

Multi Clock (1)

Multi Play (1)

Multiplication (1)

Multiprocessors (1)

Mumbai (1)

mux (2)

Nand (1)

NAND Flash (2)

Negative Feedback (1)

Negative hold time (2)

Netlist (1)

Neural Networks (1)

News (19)

Newsletter (1)

Nokia (2)

Non-Volatile (1)

Nor (2)

NOR Flash (2)

NVIDIA (5)

NXP (1)

Open-Source (3)

Opinions (2)

Optimization (1)

papers (3)

PCSE (1)

Performance (4)

Personal (1)

Phones (1)

Pipelining (1)

Piracy (1)

PLL (2)

Poleysilicon (1)

Policies (1)

Poll (1)

Power (7)

Power Gating (2)

Presentations (1)

Process (1)

Processors (3)

Programming (1)

Project Management (2)

Projects (2)

Prosthetics (1)

Qualcomm (2)

Queries (1)

Questions (3)

Quotes (1)

Rambus (1)

RARP (1)

Re-Timing (1)

References (1)

Research (2)

Retention (1)

Richard Feynman (1)

Robotics (1)

RTL (7)

SaaS (1)

Salary Survey (1)

Satisfaction (1)

School (1)

scripts (1)

Search (1)

Seasons Greetings (1)

Self Esteem (1)

Semicoductor (2)

Seminars (4)

Sequential Circuits (6)

Serial Flash (1)

sessions (1)

Setup (3)

Shareware (1)

short path (1)

Simulation (1)

simulations (2)

Size. Transistor Size (1)

skew (2)

Skills (2)

Slack (1)

Smart Phones (1)

SMARTi (1)

SNUG (1)

SOC (3)

Soft Macro (1)

Soft Skills (1)

Software (1)

Solutions (1)

Specman (1)

Sponsors (2)

Square root (1)

ST Microelectronics (1)

State Machines (2)

static timing analysis (1)

Supercomputers (1)

Survey (1)

Synchronization (3)

Synthesis (6)

SystemC (1)

TATA (1)

TAU 2008 (1)

TCL (1)

TCL for EDA (1)

TCP (1)

Teaching (1)

Technical Leadership (1)

Technology (3)

Terrorism (1)

Test Benches (1)

Testing (9)

Texas Instruments (1)

Thanks (1)

TI (2)

Timing (9)

TOC (2)

Tools (4)

Top 10 (5)

Topics (1)

Training (1)

transistor-level (1)

Transport delay / Inertial Delay (1)

Trends (1)

Triple Play (1)

Tristate (1)

True Story (1)

Tutorials (2)

unit delay simulation (1)

Updates (5)

Validation (1)

Verification (15)

Verification Plan (1)

Verilog (14)

Verilog Tutorial (3)

VHDL (12)

VHDL Coding Guidelines (7)

Video Lectures (1)

VIP (1)

Vision (1)

VITAL (1)

VLIW (1)

VLSI (2)

vlsi chip design (1)

VLSI Conference (3)

VLSI Society of India (1)

VLSI Technology Symposium (1)

WebCasts (4)

Webinars (4)

Websites (1)

what will not work (2)

what will work (2)

White box testing (1)

Why Subscribe (1)

WiFi (1)

WiMAX (1)

Wire load (1)

Wireless (1)

Wishes (4)

Wizards (1)

Work/Life Balance (1)

Workplace (2)

Writing (1)

Xor (1)

XVGA (1)

Youngest (1)

University Programs

Altera
Cadence
Mentor Graphics
Mosis
National Instruments
Synopsys
Tensilica
Xilinx
Xtreme Data Inc

VLSI related WWW servers

Actel software and literature request
Advanced Test Engineering
Amkor/Anam
Ion Implantation
Legacy Documents of the VSI Alliance
Numerically and functionally ordered chip lists, chip pinouts and lists of manufacturers, electronics books, CDROM's, magazines, WWW sites and much more
Sabih's CAD and VLSI Literature Collection
Unlock your career in academia

Useful Links

IEEE: Call for Papers deadlines
IEEE: Computer Society, Meetings & Conferences
IEEE: Conferences and Meetings
MOSIS: Low-volume production of ICs
MRCI: University of Idaho, Microelectronics Research and Communications Institute

Author Info

Follow me on Twitter!

Archives

Featured BLOGS!

John's Semi-Blog
Coaching Excellence in IC Design Teams
EDA tools on Fedora while diving with the electrons
harry ... the ASIC guy
DFT Digest
Adventures in ASIC Digital Design
Verification Blog
ASIC-System On Chip (SoC)-VLSI Design
Chip Design Made Easy

Industry Blogs

ASIC Tutor
CAD 4 VLSI
Computer Harware links
Consciousness as the theory of everything
DeepChip
Digital IC Design
e Verification
FPGA Computing
Hardware Description and Verification Language
JTAG
Kiran Bulusu's Blog
My Electronics Blog
Ninja ASIC Verification
skmurphy
Specman Verification
Taking the Measure
Tao of ASICs
verifyurdesign
Verilab
vlsi core
VLSI FAQ
vlsihomepage

VLSI & IC Conferences

Asia-Pacific Microwave Conference
IEEE International Electron Devices Meeting
IEEE Asian Solid-State Circuit Conference
TENCON
International Symposium on System-on-Chip
International Workshop on Power and Timing Modeling, Optimization and Simulation
IEEE International Conference on Electronics, Circuits and Systems
IEEE Bipolar / BiCMOS Circuits and Technology Meeting
IEEE 2nd International Workshop on Hardware-Oriented Security and Trust
Design, Analysis and Tools for Integrated Circuits and Systems
IEEE Custom Integrated Circuits Conference
European Solid-State Circuit/Device Conference
IEEE International SOC Conference
IEEE Africon
IEEE European Conference on Circuit Theory and Design
International Conference on VLSI
IEEE International Midwest Symposium On Circuits and Systems
Symposium on Integrated Circuits and System Design
Euromicro Conference on Digital System Design
WSEAS International Conference on Circuits
International Test Conference
International Symposium on Low Power Electronics and Design
IEEE Mixed Design of Integrated Circuits and Systems
European Microwave Week (four conferences)
IEEE International Symposium on Computer Architecture
VLSI Symposium
IEEE RFIC Symposium
IEEE International Microwave Symposium
European Test Symposium
Design, Analysis and Tools for Integrated Circuits and Systems
Reconfigurable Architectures Workshop
IEEE International Symposium on Circuits and Systems
International Symposium on Asynchronous Circuits and Systems
Great Lakes Symposia on VLSI
IEEE International Symposium on VLSI Technology
IEEE International Symposium on VLSI Design, Automation and Test
Design, Automation and Test in Europe
IEEE Symposium on Low-Power and High Speed Chips
Design, Analysis and Tools for Integrated Circuits and Systems
International Symposium on Quality Electronic Design
International Symposium on FPGAs
Asia-South Pacific Design Automation Conference
IEEE Solid-State Circuits Society
IEEE Circuits and Systems Society
VSI VLSI Design And Test Symposium
VLSI Society of India
VLSI Conference
Design Automation Conference
International Electron Devices Meeting

Google Rank

Google Page Rank

View blog authority

Add to Technorati Favorites

E-BOOK PASSWORD: breakfree

COPYRIGHT © 1999-2009 MURUGAVEL GANESAN, THE DIGITAL ELECTRONICS BLOG! ALL RIGHTS RESERVED.
THE CONTENT ON THIS SITE SHOULD NOT BE REPRODUCED WITHOUT PERMISSION!

ORIGINAL THEME DESIGN BY DESIGN DISEASE | MODIFIED AND ADAPTED FOR BLOGGER BY MURUGAVEL GANESAN

Join the Blue Ribbon Online Free Speech Campaign!